

Fig. 2

REPLACEMENT SHEET 3 of 19




Fig. 3

- Lock Mode Signal M Internal Clock C2 Generating Part in Lock Mode - Reference Clock (Register Writing Signal in Initialization Mode) - \$103 - \$121 System Clock is at "H" level.) (Limiting DLL Internal Clock Width to a shorter period than the period when Synchronized with Falling Edge of Clock 72; Clock Output Selector Falling One-shot Offset Adjustment **Pulse Circuit** (One-shot Pulse) Delay in Initialization Mode 161 **RS1** REPLACEMENT SHEET 4 of 19 S103-8 RSTB EN2-(System Clock in Initialization Mode) E Reference Clock Enable Signal RST Internal Clock C2 * INITCLKF

App No.: 10/590,225 Docket No.: 559502005500 Inventor: Kengo MAEDA et al. Title: DLL CIRCUIT

Fig. 4

- Clock C4

-200

Dummy Delay

<u>(</u>




Fig. 5




Fig. 6

REPLACEMENT SHEET 7 of 19




Fig. 7






Fig. 8








Fig. 1

REPLACEMENT SHEET 12 of 19




Fig. 12

REPLACEMENT SHEET 13 of 19




Fig. 1




Fig. 14




Fig. 15

REPLACEMENT SHEET 16 of 19




Fig. 16




Fig. 17A




Fig. 17B




Fig. 18

REPLACEMENT SHEET 19 of 19




Fig. 19